Abstract-Metal-Oxide thin-film transistors (TFTs) present unique opportunities to develop robust, low-cost and transparent electronics that can mechanically endure on flexible and stretchable substrates over large area in an industry compatible technology. Analog to digital converters (ADC) are an essential part of the Internet-of-Everything, where a multitude of sensing applications are envisaged, such as temperature and pressure sensor tags on human skin. In this work, dual-gate InGaZnO TFTs (IGZO) are demonstrated to achieve a 6-bit successive approximation (SAR) C-2C ADC operated at a clock of up to 400Hz and a power dissipation of 52.2µW at a power supply of V dd =15V. The ADC achieves a differential nonlinearity (DNL) of 0.7LSB and an integral nonlinearity (INL) of 0.58 LSB using only n-type TFTs. A figure of merit (FoM) of 66.7nJ/c.s. is achieved from an ADC on flexible substrate.
I. INTRODUCTION
Indium Gallium Zinc Oxide (IGZO) thin-film transistors (TFTs) are becoming mainstream for the flat panel display (FPD) industry. Maturity of the process and stability of the technology is evident for large area displays [1] initiating the expansion of the technology to other applications, such as RFID tags [2] that in the near future will add sensornodes. Internet-of-Everything requires the integration of the temperature, pressure and humidity sensors to build sensorready RFID tags. Smart environment-aware tags need analog to digital converters (ADC) on flexible substrates to be surfaceshape independent, and low-cost IGZO TFT technology to be suitable for short lifetime and nonreusable applications.
Past TFT implementations of ADCs have either been on high-cost, non-uniform over large area and high leakage technologies [3] , [4] or on non-industry compatible and with very short lifetime technologies [5] - [9] , or very slow and not stable technologies [7] . Dual Gate (DG) etch-stop-layer (ESL) IGZO TFTs have fair stability, very low leakage currents, low fabrication cost and fair uniformity at room temperature fabrication [10] and are compatible with flexible substrate. Therefore, we propose a 6-bit successive approximation C-2C ADC using DG IGZO TFT on very thin flexible substrate. This paper is outlined as follows. The dual gate metal oxide technology is briefly discussed in section II. The proposed ADC architecture and operation is presented in section III and then the experimental results are shown and commented in section IV. The whole paper is concluded in section V. Fig.1 shows the cross-section of the ESL IGZO technology [10] . A top metal (TM) is available in addition of both gate and source-drain metal layers. A 2µm thick passivation layer is used to decouple the TM from devices and other metals. In Fig. 1 the threshold voltage (∆V T ) and mobility offset (∆µ) spread of neighboring IGZO TFTs over wafer are also shown. Matching of transistors becomes critical in differential input circuitry. We monitor ∆V T −mean =25mV (σ∆V T =41mV) for neighboring DG IGZO TFTs of W/L=2mm/30µm over 3 wafers. The differential amplifier transfer curves (Fig. 2) verify the input offset range expected from extracted V T and µ offset, as V OF F SET =-32mV (σV OF F SET =42mV) is measured. In Fig.1 have an additional gate (DG), implemented at the SD metal level, to tune the transistors characteristics. The differential amplifier is implemented by DG diode load TFTs (T 3 ,T 4 ), where back gates are connected to the output nodes to increase output resistance ro of both TFTs. Input transistors T 1 and T 2 have back gates connected to their front gates increasing the g m up to four times. In order to implement a current source, T 0 is implemented by connecting the back gate (BG) to its source, increasing r o (about two order of magnitude). In the inset of Fig.4 the output characteristics and a cross section of asymmetric BG connected TFT is shown. Auto-zeroing with output offset storage is used to cancel the observed offset between neighboring TFTs in order to decrease the minimum detectable V LSB and increase the achieved resolution of the ADC. The DC bias circuitry comprises four cascoded TFTs connected as diodes provides a precise bias point of 3.75V for the current source of the DAs and a common mode voltage of V CM =7.47V. A microcontroller is used to control the ADC in the measurements. Recently, digital circuits has been demonstrated [2] with 438 IGZO TFTs and fast data rates, giving confidence that the digital control of the SAR ADC on foil is feasible. In fact, inverters on foil are used in this design to create the complimentary signals of the offset cancellation implementation.
II. METAL OXIDE TECHNOLOGY
In 35.7µW by the comparator and 13.4µW by the DC bias circuitry. The voltage step for each bit V LSB−IDEAL is 95mV for 6-bit resolution and 6V input range. A total number of 70 DG TFTs, 24 single gate TFTs and 31 capacitors (C=15pF) are used in the ADC. The smallest single gate TFT has channel length L=15µm and is used as a switch. The smallest DG TFT has channel length L=30µm, as a back gate of 10µm is located in between the source-drain contacts. The ADC maximum clock of 400Hz is a consequence of the long channel lengths and could be significantly increased by going to self algned technologies [2] .
In Fig.8 the reconstructed sin wave signal (orange circles) from the digital output of the proposed ADC is presented compared to the 208.4mHz applied sin wave (blue line) at the input of the ADC. In the bottom graph the FFT of the reconstructed sinwave signal is plotted to extract SNDR=37.1dB and calculate an ENOB=5.87bit for clock of 200Hz (13S/s). The figure of merit can be also calculated FoM=66.7nJ/c.s. for 200Hz for an ADC on foil with integrated dc biasing and offset cancellation. Table I shows a thin-film ADC state-of-the-art comparison table and a performance summary of the presented 6-bit SAR ADC, which is a state-of-the-art FoM for unipolar technologies [6] - [8] . Moreover, the proposed ADC achieves state-of-theart DNL/INL figures compared to the the implementations where no FoM is reported [4] - [7] . We demonstrate up to 3 orders of magnitude lower power dissipation when compared to ADC implementations of unipolar technology [5] , [7] and up to one order of magnitude smaller footprint compared to some implementations [5] , [6] , [9] , and similar footprint from the implementations made using L=3µm on glass substrate [3] or 5µm [8] technologies.
V. CONCLUSION
This paper presents a 6 bit SAR C-2C ADC on very thin plastic foil for low cost Internet-of-everything applications using DG ESL IGZO TFTs. The presented measurements corre- JamshidiRoudbari et al. [4] Xiong et al. [6] Abdinia et al. [9] Marien et al. [5] Dey and Allee [7] Raiteri et al. sponds to a design that apart the analog part implements on foil accurate DC selfbiasing and offset compensation to overcome accuracy and increase the effective resolution. As a result this ADC achieves an ENOB=5.87bit and FoM=66.7nJ/c.s. from 15V supply and occupying 27.5mm 2 in L>15µm technology. The ADC is working with a clock up to 400Hz supplied externally from a microcontroller and V dd =15V supply. The presented ADC is realized on 40µm thick plastic film to enable on-skin and sensor tags applications.
